Multi-gate architectures such as gate-all-around (GAA) Si nanowires are the promising candidates for aggressive CMOS downscaling due to the immunity to the issues regarding short channel effect, improved subthreshold slope and optimized power consumption. On the other hand, Si nanowires represent excellent mechanical properties e.g. yield strength of 10±2% [1] in comparison to 3.7% for bulk Si [2], a strong motivation to be used as interesting exclusive platforms for innovative nanoelectronic applications e.g. novel strain engineering techniques for carrier transport enhancement in multi-gate 3D suspended channels [3]- [5] or local band-gap modulation using >4 GPa uniaxial tensile stress in suspended Si channels to enhance band-to-band tunneling current in multi-gate Tunnel-FETs [6], all without plastic deformation and therefore, no carrier mobility degradation in deeply scaled channels.
I D /g m 0.5 [9] methods, respectively, yielding low-field electron mobility of 332 cm 2 /V·s at V DS =100 mV. This corresponds to 32% electron mobility enhancement in comparison to non-strained bulk Si at the same doping level [10] , due to the uniaxial tensile stress in the channel. The electron mobility enhancement can be even higher up to ~100% at >~2 GPa uniaxial tensile stress [11] using excellent channel-dielectric interface. I on /I off ratio is also ~10 5 at V DS =1.500 V. In conclusion, the highest process-based stress record in MOSFETs is represented by elastic local buckling using top-down Si NWs. Significant stress level modulation in the channel from 1.2 to 5.6 GPa on a single wafer is demonstrated for the first time by varying the NW width. The GAA Si NW MOSFET with 5.6 GPa uniaxial tensile stress is characterized and the electron mobility enhancement is reported.
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